Sciweavers

145
Voted
ICCAD
1996
IEEE
92views Hardware» more  ICCAD 1996»

Generation of BDDs from hardware algorithm descriptions

15 years 11 months ago
Generation of BDDs from hardware algorithm descriptions
We propose a new method for generating BDDs from hardware algorithm descriptions written in a programming language. Our system can deal with control structures, such as conditional branches (if-then-else) and data dependent loops (while-end). Once BDDs are generated, we can immediately check the equivalence of two dierent algorithm descriptions just by comparing BDDs. This method can also be applied to veri cation between algorithm-level and gate-level designs. Another interesting application is to synthesize loop-free logic circuits from algorithm descriptions. We show the experimental results for some practical examples, such as Greatest Common Divisor (GCD) calculation. Although our method has a limitation in size of problems, it is very practical and useful for actual design veri cation.
Shin-ichi Minato
Added 07 Aug 2010
Updated 07 Aug 2010
Type Conference
Year 1996
Where ICCAD
Authors Shin-ichi Minato
Comments (0)