1763 search results - page 157 / 353 » A Formalization of Polytime Functions |
165
click to vote
APLAS
2009
ACM
16 years 1 months ago
2009
ACM
We propose a method for easily developing efficient programs for finding optimal sequences, such as the maximum weighted sequence of a set of feasible ones. We formalize a way to ...
162
click to vote
ISVLSI
2007
IEEE
16 years 1 months ago
2007
IEEE
Formal verification has become an important step in circuit and system design. A prominent technique is Bounded Model Checking (BMC) which is widely used in industry. In BMC it i...
170
click to vote
ECML
2007
Springer
16 years 1 months ago
2007
Springer
Many applications in information retrieval, natural language processing, data mining, and related fields require a ranking of instances with respect to a specified criteria as op...
127
click to vote
ICANN
2007
Springer
16 years 1 months ago
2007
Springer
Abstract. This paper introduces the notion of the variadic neural network (VNN). The inputs to a variadic network are an arbitrary-length list of n-tuples of real numbers, where n ...
143
click to vote
DATE
2006
IEEE
16 years 27 days ago
2006
IEEE
Structured-ASIC design provides a mid-way point between FPGA and cell-based ASIC design for performance, area and power, but suffers from the same increasing verification burden a...