1420 search results - page 134 / 284 » A Framework for Scheduler Synthesis |
175
click to vote
ISSS
1998
IEEE
15 years 11 months ago
1998
IEEE
With the decreasing feature sizes during VLSI fabrication and the dominance of interconnect delay over that of gates, control logic and wiring no longer have a negligible impact o...
140
click to vote
DAC
1996
ACM
15 years 11 months ago
1996
ACM
CAD tool interoperability issues are a recurring impediment to constructing a design methodology, especially if the methodology incorporates point tools from several vendors. Failu...
192
click to vote
VLSID
2010
IEEE
15 years 10 months ago
2010
IEEE
Abstract—Microfluidics-based biochips are revolutionizing highthroughput sequencing, parallel immunoassays, clinical diagnostics, and drug discovery. These devices enable the pre...
168
click to vote
AAAI
1997
15 years 8 months ago
1997
We report on the performance of an enhanced version of the “Davis-Putnam” (DP) proof procedure for propositional satisfiability (SAT) on large instances derived from realworld...
169
click to vote
ICASSP
2009
IEEE
16 years 1 months ago
2009
IEEE
Dataflow descriptions have been used in a wide range of Digital Signal Processing (DSP) applications, such as multi-media processing, and wireless communications. Among various f...