497 search results - page 38 / 100 » A Network on Chip Architecture and Design Methodology |
160
click to vote
DATE
2002
IEEE
15 years 11 months ago
2002
IEEE
We consider the implication of deep sub-micron VLSI technology on the design of communication frameworks for parallel DSP systems-on-chip. We assert that distributed data transfer...
170
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
The increased deployment of System-on-Chip designs has drawn attention to the limitations of on-chip interconnects. As a potential solution to these limitations, Networks-on -Chip...
181
click to vote
VLSID
2000
IEEE
15 years 10 months ago
2000
IEEE
We address the problem of verifying the correctness of pre-silicon models of a microprocessor. We touch on the latest advances in this area by considering two different aspects of...
168
click to vote
MICRO
2010
IEEE
15 years 4 months ago
2010
IEEE
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
190
click to vote
ERSA
2006
15 years 8 months ago
2006
Abstract-- In heterogeneous tiled System-on-Chip architectures a Network-on-Chip is used to transport messages between processing elements. A reconfigurable network interface is us...