Sciweavers

3871 search results - page 692 / 775
» A System Architecture for Distributed Control Loop Applicati...
Sort
View
ISCA
2011
IEEE
270views Hardware» more  ISCA 2011»
14 years 10 months ago
Sampling + DMR: practical and low-overhead permanent fault detection
With technology scaling, manufacture-time and in-field permanent faults are becoming a fundamental problem. Multi-core architectures with spares can tolerate them by detecting an...
Shuou Nomura, Matthew D. Sinclair, Chen-Han Ho, Ve...
EDBTW
2010
Springer
15 years 11 months ago
ODBIS: towards a platform for on-demand business intelligence services
In recent years, Software-as-a-Service (SaaS) is gaining momentum with more and more successful adoptions. Several companies including some well known names have embraced this new...
Moez Essaidi
DAC
2005
ACM
16 years 7 months ago
A lattice-based framework for the classification and design of asynchronous pipelines
This paper presents a unifying framework for the modeling of asynchronous pipeline circuits. A pipeline protocol is captured in a graph-based model which defines the partial order...
Peggy B. McGee, Steven M. Nowick
EUROSYS
2007
ACM
16 years 3 months ago
STMBench7: a benchmark for software transactional memory
Software transactional memory (STM) is a promising technique for controlling concurrency in modern multi-processor architectures. STM aims to be more scalable than explicit coarse...
Rachid Guerraoui, Michal Kapalka, Jan Vitek
GECCO
2009
Springer
166views Optimization» more  GECCO 2009»
16 years 1 months ago
Genetic programming in the wild: evolving unrestricted bytecode
We describe a methodology for evolving Java bytecode, enabling the evolution of extant, unrestricted Java programs, or programs in other languages that compile to Java bytecode. B...
Michael Orlov, Moshe Sipper