Sciweavers

3955 search results - page 406 / 791
» A Transactional Architecture for Simulation
Sort
View
238
Voted
ICIP
2002
IEEE
16 years 9 months ago
Impact of scalability in video transmission in promotion-capable differentiated services networks
Transmission of high quality video over the Internet faces many challanges including unpredictable packet loss characteristics of the current Internet and the heterogeneity of rec...
Eren Gürses, Gozde Bozdagi Akar, Nail Akar
DAC
2008
ACM
16 years 8 months ago
Predictive design space exploration using genetically programmed response surfaces
Exponential increases in architectural design complexity threaten to make traditional processor design optimization techniques intractable. Genetically programmed response surface...
Henry Cook, Kevin Skadron
147
Voted
VLSID
2006
IEEE
140views VLSI» more  VLSID 2006»
16 years 8 months ago
Low Power Multilevel Interconnect Networks Using Wave-Pipelined Multiplexed (WPM) Routing
A low power multilevel interconnect architecture that uses wave-pipelined multiplexed (WPM) interconnect routing is proposed in this paper. WPM takes advantage of existing interco...
Ajay Joshi, Vinita V. Deodhar, Jeffrey A. Davis
VLSID
2005
IEEE
89views VLSI» more  VLSID 2005»
16 years 8 months ago
Power Optimization in Current Mode Circuits
We propose a method to minimize power dissipation in current-mode CMOS analog and multiple-valued logic (MVL) circuits employing a stack of current comparators. First, we present ...
M. S. Bhat, H. S. Jamadagni
VLSID
2005
IEEE
129views VLSI» more  VLSID 2005»
16 years 8 months ago
A RISC Hardware Platform for Low Power Java
Java is increasingly being used as a language and binary format for low power, embedded systems. Current software only approaches to Java execution do not always suit the type of ...
Paul Capewell, Ian Watson