Sciweavers

3955 search results - page 440 / 791
» A Transactional Architecture for Simulation
Sort
View
ICS
2009
Tsinghua U.
16 years 2 months ago
Dynamic cache clustering for chip multiprocessors
This paper proposes DCC (Dynamic Cache Clustering), a novel distributed cache management scheme for large-scale chip multiprocessors. Using DCC, a per-core cache cluster is compri...
Mohammad Hammoud, Sangyeun Cho, Rami G. Melhem
ICS
2009
Tsinghua U.
16 years 2 months ago
Dynamic topology aware load balancing algorithms for molecular dynamics applications
Molecular Dynamics applications enhance our understanding of biological phenomena through bio-molecular simulations. Large-scale parallelization of MD simulations is challenging b...
Abhinav Bhatele, Laxmikant V. Kalé, Sameer ...
FCCM
2009
IEEE
171views VLSI» more  FCCM 2009»
16 years 2 months ago
Accelerating SPICE Model-Evaluation using FPGAs
—Single-FPGA spatial implementations can provide an order of magnitude speedup over sequential microprocessor implementations for data-parallel, floating-point computation in SP...
Nachiket Kapre, André DeHon
GLOBECOM
2006
IEEE
16 years 1 months ago
Logical Topology Design and Interface Assignment for Multi-Channel Wireless Mesh Networks
Abstract— A multi-channel wireless mesh network (MCWMN) consists of a number of stationary wireless routers, where each router is equipped with multiple network interface cards (...
Amir Hamed Mohsenian Rad, Vincent W. S. Wong
MSWIM
2005
ACM
16 years 1 months ago
Balancing auditability and privacy in vehicular networks
We investigate how to obtain a balance between privacy and audit requirements in vehicular networks. Challenging the current trend of relying on asymmetric primitives within VANET...
Jong Youl Choi, Markus Jakobsson, Susanne Wetzel