Sciweavers

2209 search results - page 110 / 442
» A high performance JPEG2000 architecture
Sort
View
FPGA
2006
ACM
141views FPGA» more  FPGA 2006»
15 years 10 months ago
A reconfigurable architecture for hybrid CMOS/Nanodevice circuits
This report describes a preliminary evaluation of possible performance of an FPGA-like architecture for future hybrid "CMOL" circuits which combine a semiconductor-trans...
Dmitri B. Strukov, Konstantin Likharev
CSREAESA
2006
15 years 8 months ago
A Dual-core Embedded System-on-Chip Architecture for Multimedia Signal Processing Applications
- This paper presents a dual-core embedded System-on-Chip for a wide range of application fields with particularly high processing demands, including general signal processing, vid...
Hong Yue, Kui Dai, Zhiying Wang
163
Voted
CONCURRENCY
2010
80views more  CONCURRENCY 2010»
15 years 7 months ago
High-performance hybrid information service architecture
Abstract. We introduce a distributed high performance hybrid Information Service Architecture, which forms a metadata replica hosting system to manage both highlydynamic, small-sca...
Mehmet S. Aktas, Marlon E. Pierce
FPGA
2008
ACM
173views FPGA» more  FPGA 2008»
15 years 8 months ago
The amorphous FPGA architecture
This paper describes the Amorphous FPGA, an innovative architecture attempting to optimally allocate logic and routing resource on per-mapping basis. Designed for high performance...
Mingjie Lin
WSCG
2003
177views more  WSCG 2003»
15 years 8 months ago
An Architecture for Hierarchical Collision Detection
We present novel algorithms for efficient hierarchical collision detection and propose a hardware architecture for a single-chip accelerator. We use a hierarchy of bounding volum...
Gabriel Zachmann, Günter Knittel