5215 search results - page 127 / 1043 » A model of normative power |
184
click to vote
TCAD
1998
15 years 6 months ago
1998
In this paper, we present a probabilistic simulation technique to estimate the power consumption of a cmos circuit under a general delay model. This technique is based on the noti...
178
click to vote
IJHCI
2010
15 years 5 months ago
2010
Motivation – Investigations of large-scale outages in the North American interconnected electric system often attribute the causes to three T’s: Trees, Training and Tools. To ...
184
click to vote
DAC
1999
ACM
16 years 8 months ago
1999
ACM
A 550MHz 64b PowerPC processor was developed for fabrication in Silicon-On-Insulator (SOI) technology from a processor previously designed and fabricated in bulk CMOS [1]. Both th...
190
click to vote
WOWMOM
2006
ACM
16 years 29 days ago
2006
ACM
—This paper aims at improving the power efficiency of the CSMA/CA protocol for transmission of multimedia information over multihop wireless channels. Using a distance dependent ...
146
click to vote
ASPDAC
2005
ACM
16 years 17 days ago
2005
ACM
-We propose a method involvingselectivesignalgating to minimize power dissipation in current-mode CMOS analog and multiple-valued logic (MVL) circuits employing a stack of current ...