Sciweavers

5215 search results - page 331 / 1043
» A model of normative power
Sort
View
ENTCS
2002
103views more  ENTCS 2002»
15 years 7 months ago
Translation from timed Petri nets with intervals on transitions to intervals on places (with urgency)
Petri nets where, to my knowledge, the first theoretical model augmented with time constraints [Mer74], and the support of the first reachability algorithm of timed system [BM83, ...
Marc Boyer
ICCD
2001
IEEE
88views Hardware» more  ICCD 2001»
16 years 4 months ago
Jitter-Induced Power/ground Noise in CMOS PLLs: A Design Perspective
CMOS Phase-locked loops (PLL) are ubiquitous in RF and mixed-signal integrated circuits. PLLs are very sensitive to noise fluctuations on the power and ground rails. In this paper...
Payam Heydari, Massoud Pedram
CEC
2007
IEEE
16 years 1 months ago
An ant-based algorithm for annular sorting
— We present an ant-based algorithm for spatially sorting objects into an annular structure. The model is minimal, as it requires only stochastic ant behaviour coupled with a phe...
Martyn Amos, Oliver Don
ICC
2007
IEEE
134views Communications» more  ICC 2007»
16 years 1 months ago
Performance Analysis of Polling based TDMA MAC Protocols with Sleep and Wakeup Cycles
— In sensor networks, MAC protocols based on Time Division Multiple Access (TDMA) with wakeup and sleep periods have attracted considerable interest because of their low power co...
Haiming Yang, Biplab Sikdar
DATE
2005
IEEE
110views Hardware» more  DATE 2005»
16 years 1 months ago
Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters
This paper suggests a practical “hybrid” synthesis methodology which integrates designer-derived analytical models for system-level description with simulation-based models at...
Yu-Tsun Chien, Dong Chen, Jea-Hong Lou, Gin-Kou Ma...