Sciweavers

405 search results - page 38 / 81
» A novel cache architecture with enhanced performance and sec...
Sort
View
197
Voted
IWCMC
2006
ACM
16 years 21 days ago
VANETCODE: network coding to enhance cooperative downloading in vehicular ad-hoc networks
Inter-vehicular communication is fast emerging as a popular application for mobile ad-hoc networks. Content distribution in Vehicular Ad-Hoc Networks (VANET) is particularly chall...
Shabbir Ahmed, Salil S. Kanhere
180
Voted
CHES
2007
Springer
327views Cryptology» more  CHES 2007»
16 years 28 days ago
On the Power of Bitslice Implementation on Intel Core2 Processor
Abstract. This paper discusses the state-of-the-art fast software implementation of block ciphers on Intel’s new microprocessor Core2, particularly concentrating on “bitslice i...
Mitsuru Matsui, Junko Nakajima
DAC
1996
ACM
15 years 11 months ago
A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs
Abstract -- This paper presents a novel, Boolean approach to LUTbased FPGA technology mapping targeting high performance. As the core of the approach, we have developed a powerful ...
Christian Legl, Bernd Wurth, Klaus Eckl
ICPP
1990
IEEE
15 years 10 months ago
Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes
As multiprocessors are scaled beyond single bus systems, there is renewed interest in directory-based cache coherence schemes. These schemes rely on a directory to keep track of a...
Anoop Gupta, Wolf-Dietrich Weber, Todd C. Mowry
ICDCS
2005
IEEE
16 years 10 days ago
Network-Centric Buffer Cache Organization
A pass-through server such as an NFS server backed by an iSCSI[1] storage server only passes data between the storage server and NFS clients. Ideally it should require at most one...
Gang Peng, Srikant Sharma, Tzi-cker Chiueh