Sciweavers

3865 search results - page 295 / 773
» Active memory operations
Sort
View
DATE
2006
IEEE
134views Hardware» more  DATE 2006»
16 years 1 months ago
ASIP-based multiprocessor SoC design for simple and double binary turbo decoding
This paper presents a new multiprocessor platform for high throughput turbo decoding. The proposed platform is based on a new configurable ASIP combined with an efficient memory a...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...
ICSNC
2006
IEEE
16 years 1 months ago
Middleware - An Effort towards Making Mobile Applications Platform Independent
We propose a middleware architecture for GSM mobile phones that makes applications for mobile phones platform independent to a large extent as well as the applications made using ...
Neeraj Gupta, Vishal Srivastav, M. P. S. Bhatia
PATMOS
2005
Springer
16 years 27 days ago
A Power-Efficient and Scalable Load-Store Queue Design
Abstract. The load-store queue (LQ-SQ) of modern superscalar processors is responsible for keeping the order of memory operations. As the performance gap between processing speed a...
Fernando Castro, Daniel Chaver, Luis Piñuel...
IWMM
2004
Springer
127views Hardware» more  IWMM 2004»
16 years 23 days ago
Garbage-first garbage collection
Garbage-First is a server-style garbage collector, targeted for multi-processors with large memories, that meets a soft real-time goal with high probability, while achieving high ...
David Detlefs, Christine H. Flood, Steve Heller, T...
SRDS
2003
IEEE
16 years 20 days ago
Buffer Management in Probabilistic Peer-to-Peer Communication Protocols
In multipeer communication decentralised probabilistic protocols have received a lot of attention because of their robustness against faults in the communication traffic and thei...
Boris Koldehofe