Sciweavers

3635 search results - page 447 / 727
» Algorithms for Energy Saving
Sort
View
DATE
2009
IEEE
141views Hardware» more  DATE 2009»
16 years 2 months ago
Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis
– The quest for technologies with superior device characteristics has showcased Carbon Nanotube Field Effect Transistors (CNFETs) into limelight. Among the several design aspects...
Shashikanth Bobba, Jie Zhang, Antonio Pullini, Dav...
ISCA
2009
IEEE
180views Hardware» more  ISCA 2009»
16 years 2 months ago
Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices
The widespread use of multicore processors has dramatically increased the demands on high bandwidth and large capacity from memory systems. In a conventional DDR2/DDR3 DRAM memory...
Hongzhong Zheng, Jiang Lin, Zhao Zhang, Zhichun Zh...
NOCS
2008
IEEE
16 years 1 months ago
Network Simplicity for Latency Insensitive Cores
In this paper we examine a latency insensitive network composed of very fast and simple circuits that connects SoC cores that are also latency insensitive, de-synchronized, or asy...
Daniel Gebhardt, JunBok You, W. Scott Lee, Kenneth...
PERCOM
2008
ACM
16 years 1 months ago
WAITER: A Wearable Personal Healthcare and Emergency Aid System
The emerging pervasive computing is regarded as a promising solution to the systems of personal healthcare and emergency aid, which can monitor personal health status in a real-ti...
Wanhong Wu, Jiannong Cao, Yuan Zheng, Yong-Ping Zh...
IPPS
2007
IEEE
16 years 1 months ago
Load Miss Prediction - Exploiting Power Performance Trade-offs
— Modern CPUs operate at GHz frequencies, but the latencies of memory accesses are still relatively large, in the order of hundreds of cycles. Deeper cache hierarchies with large...
Konrad Malkowski, Greg M. Link, Padma Raghavan, Ma...