Sciweavers

8329 search results - page 1265 / 1666
» An ATM-based Distributed High Performance Computing System
Sort
View
ICS
2005
Tsinghua U.
16 years 1 months ago
A heterogeneously segmented cache architecture for a packet forwarding engine
As network traffic continues to increase and with the requirement to process packets at line rates, high performance routers need to forward millions of packets every second. Eve...
Kaushik Rajan, Ramaswamy Govindarajan
SLIP
2004
ACM
16 years 1 months ago
Interconnect-power dissipation in a microprocessor
Interconnect power is dynamic power dissipation due to switching of interconnection capacitances. This paper describes the characterization of interconnect power in a state-of-the...
Nir Magen, Avinoam Kolodny, Uri C. Weiser, Nachum ...
193
Voted
HIPC
2004
Springer
16 years 29 days ago
A Parallel State Assignment Algorithm for Finite State Machines
This paper summarizes the design and implementation of a parallel algorithm for state assignment of large Finite State Machines (FSMs). High performance CAD tools are necessary to...
David A. Bader, Kamesh Madduri
BROADNETS
2006
IEEE
15 years 11 months ago
SMART: An Optical Infrastructure for Future Internet
A new scalable optical network infrastructure SMART is proposed based on light-trails and hypernetwork architecture. The underlying physical network of SMART is a reconfigurable WD...
Si-Qing Zheng, Ashwin Gumaste
234
Voted
INTERACT
2007
15 years 9 months ago
Usability Challenges in Security and Privacy Policy-Authoring Interfaces
Abstract. Policies, sets of rules that govern permission to access resources, have long been used in computer security and online privacy management; however, the usability of auth...
Robert W. Reeder, Clare-Marie Karat, John Karat, C...
« Prev « First page 1265 / 1666 Last » Next »