Sciweavers

2545 search results - page 106 / 509
» An Architectural Discussion on DSPL
Sort
View
DAC
1996
ACM
15 years 11 months ago
FADIC: Architectural Synthesis applied in IC Design
This paper discusses the design of a chip using architectural synthesis. The chip, FADIC, is applied in Digital Audio Broadcasting (DAB) receivers. It shows that architectural syn...
J. Huisken, F. Welten
AKA
2004
15 years 8 months ago
Towards a Generic Framework for Evaluating Component-Based Software Architectures
Abstract: The evaluation of software architectures is crucial to ensure that the design of software systems meets the requirements. We present a generic methodical framework that e...
Steffen Becker, Viktoria Firus, Simon Giesecke, Wi...
CSE
2009
IEEE
16 years 1 months ago
A Hybrid Enforcement Model for Group-centric Secure Information Sharing
—Group-Centric Secure Information Sharing (g-SIS) is motivated by the need to dynamically share information amongst a set of authorized users for a specific purpose. Authorized ...
Ram Krishnan, Ravi S. Sandhu
HICSS
2003
IEEE
148views Biometrics» more  HICSS 2003»
16 years 5 days ago
Managing Multimedia Traffic in IP Integrated over Differentiated Services: SIP dynamic signaling inter-working
The current IETF standardization work has highlighted the feasibility of providing the users with a QoS network architecture in the framework of Integrated Services over Different...
Stefano Giordano, M. Mancino, A. Martucci, Saverio...
ICCD
2006
IEEE
133views Hardware» more  ICCD 2006»
16 years 3 months ago
Patching Processor Design Errors
— Microprocessors can have design errors that escape the test and validation process. The cost to rectify these errors after shipping the processors can be very expensive as it m...
Satish Narayanasamy, Bruce Carneal, Brad Calder