Sciweavers

2963 search results - page 101 / 593
» An architecture for generic extensions
Sort
View
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
15 years 10 months ago
Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures
Latency-insensitive systems were recently proposed by Carloni et al. as a correct-by-construction methodology for single-clock system-on-a-chip (SoC) design using predesigned IP b...
Montek Singh, Michael Theobald
ATAL
2000
Springer
15 years 11 months ago
An Architectural Framework for Integrated Multiagent Planning, Reacting, and Learning
Abstract. Dyna is a single-agent architectural framework that integrates learning, planning, and reacting. Well known instantiations of Dyna are Dyna-AC and Dyna-Q. Here a multiage...
Gerhard Weiß
ICCD
2001
IEEE
90views Hardware» more  ICCD 2001»
16 years 3 months ago
Interconnect-centric Array Architectures for Minimum SRAM Access Time
‡ Physical and generic models that analytically couple the array architecture of CMOS SRAMs with the wire lengths and fan-outs along critical paths to decode and sense data are r...
Azeez J. Bhavnagarwala, Stephen V. Kosonocky, Jame...
FGCS
2008
126views more  FGCS 2008»
15 years 6 months ago
A Service-Oriented Architecture enabling dynamic service grouping for optimizing distributed workflow execution
In this paper, we describe a Service-Oriented Architecture allowing the optimization of the execution of service workflows. We discuss the advantages of the serviceoriented approa...
Tristan Glatard, Johan Montagnat, David Emsellem, ...
DATE
1997
IEEE
86views Hardware» more  DATE 1997»
15 years 11 months ago
Highly scalable parallel parametrizable architecture of the motion estimator
In this paper a parametrizable architecture of a motion estimator (ME) is presented. The ME is designed as a generic full pixel calculation module which can be adopted for di eren...
Radim Cmar, Serge Vernalde