Sciweavers

3120 search results - page 38 / 624
» An optimal architecture for a DDC
Sort
View
ISPAN
1997
IEEE
15 years 11 months ago
CASS: an efficient task management system for distributed memory architectures
The thesis of this research is that the task of exposing the parallelism in a given application should be left to the algorithm designer, who has intimate knowledge of the applica...
Jing-Chiou Liou, Michael A. Palis
CASES
2001
ACM
15 years 10 months ago
Patchable instruction ROM architecture
Increased systems level integration has meant the movement of many traditionally off chip components onto a single chip including a processor, instruction storage, data path, and ...
Timothy Sherwood, Brad Calder
ISCA
1995
IEEE
118views Hardware» more  ISCA 1995»
15 years 10 months ago
The EM-X Parallel Computer: Architecture and Basic Performance
Latency tolerance is essential in achieving high performance on parallel computers for remote function calls and fine-grained remote memory accesses. EM-X supports interprocessor ...
Yuetsu Kodama, Hirohumi Sakane, Mitsuhisa Sato, Ha...
IIWAS
2008
15 years 8 months ago
Double-agent architecture for collaborative supply chain formation
Supply chains have evolved to web-applications that tap on the power of internet to expand their networks online. Recently some research attention is focused on make-to-order supp...
Yang Hang, Simon Fong
ICMLA
2008
15 years 8 months ago
Distributed Optimization Strategies for Mining on Peer-to-Peer Networks
Peer-to-peer (P2P) networks are distributed systems in which nodes of equal roles and capabilities exchange information and services directly with each other. In recent years, the...
Haimonti Dutta, Ananda Matthur