Sciweavers

4330 search results - page 613 / 866
» Analyzing security architectures
Sort
View
ASPDAC
2000
ACM
92views Hardware» more  ASPDAC 2000»
15 years 11 months ago
Co-synthesis with custom ASICs
- This paper introduces the first hardwarekoftware co-synthesis algorithm that optimizes the implementations of ASICs that are used as processing elements for the embedded systems....
Yuan Xie, Wayne Wolf
ISCAS
1999
IEEE
81views Hardware» more  ISCAS 1999»
15 years 11 months ago
A CMOS continuous-time active biquad filter for gigahertz-band applications
A general high-Q biquad lter architecture capable of operating in the GHz range is proposed and analyzed. This lter, which is usable in bandpass and lowpass applications, utilizes...
Yuyu Chang, John Choma Jr., Jack Wills
ITC
1999
IEEE
78views Hardware» more  ITC 1999»
15 years 11 months ago
Minimized power consumption for scan-based BIST
Power consumption of digital systems may increase significantly during testing. In this paper, systems equipped with a scan-based built-in self-test like the STUMPS architecture a...
Stefan Gerstendörfer, Hans-Joachim Wunderlich
HPDC
1998
IEEE
15 years 11 months ago
High-Speed, Wide Area, Data Intensive Computing: A Ten Year Retrospective
Modern scientific computing involves organizing, moving, visualizing, and analyzing massive amounts of data from around the world, as well as employing largescale computation. The...
William E. Johnston
HPDC
1998
IEEE
15 years 11 months ago
Strings: A High-Performance Distributed Shared Memory for Symmetrical Multiprocessor Clusters
This paper introduces Strings, a high performance distributed shared memory system designed for clusters of symmetrical multiprocessors (SMPs). The distinguishing feature of this ...
Sumit Roy, Vipin Chaudhary