Sciweavers

23436 search results - page 4405 / 4688
» Architecture
Sort
View
MICRO
2005
IEEE
163views Hardware» more  MICRO 2005»
16 years 29 days ago
ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing
As more data value speculation mechanisms are being proposed to speed-up processors, there is growing pressure on the critical processor structures that must buffer the state of t...
Smruti R. Sarangi, Wei Liu, Yuanyuan Zhou
RTAS
2005
IEEE
16 years 29 days ago
Feedback-Based Dynamic Voltage and Frequency Scaling for Memory-Bound Real-Time Applications
Dynamic voltage and frequency scaling is increasingly being used to reduce the energy requirements of embedded and real-time applications by exploiting idle CPU resources, while s...
Christian Poellabauer, Leo Singleton, Karsten Schw...
RTAS
2005
IEEE
16 years 29 days ago
Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns
While caches have become invaluable for higher-end architectures due to their ability to hide, in part, the gap between processor speed and memory access times, caches (and partic...
Harini Ramaprasad, Frank Mueller
SBACPAD
2005
IEEE
176views Hardware» more  SBACPAD 2005»
16 years 29 days ago
Analyzing and Improving Clustering Based Sampling for Microprocessor Simulation
The time required to simulate a complete benchmark program using the cycle-accurate model of a microprocessor can be prohibitively high. One of the proposed methodologies, represe...
Yue Luo, Ajay Joshi, Aashish Phansalkar, Lizy Kuri...
SEUS
2005
IEEE
16 years 29 days ago
Development of Distributed Programming Developing Tool-Kit Based on Object Group Model
In this paper, we defined the concept of the grouped distributed objects[10-14], as a logical unit of distributed application service, and developed a distributed programming deve...
Jeong-Taek Lim, Su-Chong Joo, Chang-Sun Shin
« Prev « First page 4405 / 4688 Last » Next »