Sciweavers

23436 search results - page 4490 / 4688
» Architecture
Sort
View
HPCA
2000
IEEE
15 years 11 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...
HPDC
2000
IEEE
15 years 11 months ago
Creating Large Scale Database Servers
The BaBar experiment at the Stanford Linear Accelerator Center (SLAC) is designed to perform a high precision investigation of the decays of the B-meson produced from electron-pos...
Jacek Becla, Andrew Hanushevsky
HPDC
2000
IEEE
15 years 11 months ago
Evaluation of Task Assignment Policies for Supercomputing Servers: The Case for Load Unbalancing and Fairness
While the MPP is still the most common architecture in supercomputer centers today, a simpler and cheaper machine configuration is growing increasingly common. This alternative s...
Bianca Schroeder, Mor Harchol-Balter
HPDC
2000
IEEE
15 years 11 months ago
QoS and Contention-Aware Multi-Resource Reservation
To provide Quality of Service (QoS) guarantee in distributed services, it is necessary to reserve multiple computing and communication resources for each service session. Meanwhile...
Dongyan Xu, Klara Nahrstedt, Arun Viswanathan, Dua...
ICDCSW
2000
IEEE
15 years 11 months ago
Enabling Flexible QoS Support in the Object Request Broker COOL
Support of end-to-end Quality-of-Service (QoS) and ate high-level programming abstractions are two crucial factors for the development of future telecommunication services and dis...
Tom Kristensen, Thomas Plagemann
« Prev « First page 4490 / 4688 Last » Next »