1550 search results - page 296 / 310 » Benchmarking for Graph Transformation |
163
click to vote
CODES
2008
IEEE
16 years 27 days ago
2008
IEEE
Application-specific system-on-chip platforms create the opportunity to customize the cache configuration for optimal performance with minimal chip estate. Simulation, in partic...
189
Voted
CODES
2007
IEEE
16 years 23 days ago
2007
IEEE
We address the problem of instruction selection for Multi-Output Instructions (MOIs), producing more than one result. Such inherently parallel hardware instructions are very commo...
176
click to vote
ICDM
2007
IEEE
16 years 22 days ago
2007
IEEE
We consider the problem of elastic matching of sequences of real numbers. Since both a query and a target sequence may be noisy, i.e., contain some outlier elements, it is desirab...
190
Voted
MICRO
2007
IEEE
16 years 21 days ago
2007
IEEE
The emergence of multicore processors has heightened the need for effective parallel programming practices. In addition to writing new parallel programs, the next generation of pr...
150
click to vote
ASPLOS
2006
ACM
16 years 12 days ago
2006
ACM
Growing on-chip wire delays are motivating architectural features that expose on-chip communication to the compiler. EDGE architectures are one example of communication-exposed mi...