Sciweavers

2446 search results - page 145 / 490
» Characterizing the Performance of
Sort
View
ITC
2003
IEEE
118views Hardware» more  ITC 2003»
16 years 5 days ago
Method of reducing contactor effect when testing high-precision ADCs
— Being able to test the intrinsic performance of a device under test (DUT) has always been the main goal of a test engineer. Achieving this goal is becoming increasingly diffic...
Gwenolé Maugard, Carsten Wegener, Tom O'Dwy...
JAR
2000
129views more  JAR 2000»
15 years 6 months ago
Heavy-Tailed Phenomena in Satisfiability and Constraint Satisfaction Problems
We study the runtime distributions of backtrack procedures for propositional satisfiability and constraint satisfaction. Such procedures often exhibit a large variability in perfor...
Carla P. Gomes, Bart Selman, Nuno Crato, Henry A. ...
CIDR
2007
173views Algorithms» more  CIDR 2007»
15 years 8 months ago
Database Servers on Chip Multiprocessors: Limitations and Opportunities
Prior research shows that database system performance is dominated by off-chip data stalls, resulting in a concerted effort to bring data into on-chip caches. At the same time, hi...
Nikos Hardavellas, Ippokratis Pandis, Ryan Johnson...
DAC
2006
ACM
16 years 7 months ago
Games are up for DVFS
Graphics-intensive computer games are no longer restricted to highperformance desktops, but are also available on a variety of portable devices ranging from notebooks to PDAs and ...
Yan Gu, Samarjit Chakraborty, Wei Tsang Ooi
ARITH
2001
IEEE
15 years 10 months ago
Computer Arithmetic-A Processor Architect's Perspective
The Instruction Set Architecture (ISA) of a programmable processor is the native languageof the machine. It defines the set of operations and resourcesthat are optimized for that ...
Ruby B. Lee