Sciweavers

3395 search results - page 269 / 679
» Circuit-aware architectural simulation
Sort
View
ICCD
2006
IEEE
275views Hardware» more  ICCD 2006»
16 years 4 months ago
Split-Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture
— A reduced complexity LDPC decoding method is presented that dramatically reduces wire interconnect complexity, which is a major issue in LDPC decoders. The proposed Split-Row m...
Tinoosh Mohsenin, Bevan M. Baas
ICCD
2000
IEEE
125views Hardware» more  ICCD 2000»
16 years 4 months ago
Architectural Support for Dynamic Memory Management
Recent advances in software engineering, such as graphical user intevaces and object-oriented programming, have caused applications to become more memory intensive. These applicat...
J. Morris Chang, Witawas Srisa-an, Chia-Tien Dan L...
P2P
2008
IEEE
138views Communications» more  P2P 2008»
16 years 1 months ago
A P2P-Based Architecture for Secure Software Delivery Using Volunteer Assistance
We present a content delivery infrastructure distributing and maintaining software packages in a large organization. Our work based on a trace-based analysis of an existing softwa...
Purvi Shah, Jehan-François Pâris, Jef...
INFOCOM
2007
IEEE
16 years 1 months ago
A Multipath Background Network Architecture
— Background transfers, or transfers that humans do not actively wait on, dominate the Internet today. In today’s best-effort Internet, background transfers can interfere with ...
Ravi Kokku, Aniruddha Bohra, Samrat Ganguly, Arun ...
IPCCC
2007
IEEE
16 years 1 months ago
Optimal Cluster Head Selection in the LEACH Architecture
LEACH (Low Energy Adaptive Clustering Hierarchy) [1] is one of the popular cluster-based structures, which has been widely proposed in wireless sensor networks. LEACH uses a TDMA ...
Haiming Yang, Biplab Sikdar