11565 search results - page 1892 / 2313 » Computing Minimal Mappings |
207
click to vote
DAC
2005
ACM
16 years 8 months ago
2005
ACM
This paper presents the first in-depth study on applying dual Vdd buffers to buffer insertion and multi-sink buffered tree construction for power minimization under delay constrai...
167
click to vote
DAC
2005
ACM
16 years 8 months ago
2005
ACM
This paper presents an optimal procrastinating voltage scheduling (OP-DVS) for hard real-time systems using stochastic workload information. Algorithms are presented for both sing...
240
click to vote
DAC
2006
ACM
16 years 8 months ago
2006
ACM
With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is const...
167
click to vote
DAC
2006
ACM
16 years 8 months ago
2006
ACM
Application-specific instruction-set extensions (custom instructions) help embedded processors achieve higher performance. Most custom instructions offering significant performanc...
208
click to vote
DAC
2006
ACM
16 years 8 months ago
2006
ACM
Process induced threshold voltage variations bring about fluctuations in circuit delay, that affect the FPGA timing yield. We propose an adaptive FPGA architecture that compensate...