Sciweavers

11565 search results - page 1904 / 2313
» Computing Minimal Mappings
Sort
View
COMPSAC
2009
IEEE
16 years 2 months ago
The Design and Implementation of a Bare PC Email Server
— This paper presents the architecture, design and implementation of an email server that runs on a bare PC without an operating system or hard-disk. In addition to providing sta...
George H. Ford Jr., Ramesh K. Karne, Alexander L. ...
DATE
2009
IEEE
113views Hardware» more  DATE 2009»
16 years 2 months ago
Scalable compile-time scheduler for multi-core architectures
As the number of cores continues to grow in both digital signal and general purpose processors, tools which perform automatic scheduling from model-based designs are of increasing...
Maxime Pelcat, Pierrick Menuet, Slaheddine Aridhi,...
GLVLSI
2009
IEEE
186views VLSI» more  GLVLSI 2009»
16 years 2 months ago
Bitmask-based control word compression for NISC architectures
Implementing a custom hardware is not always feasible due to cost and time considerations. No instruction set computer (NISC) architecture is one of the promising direction to des...
Chetan Murthy, Prabhat Mishra
ICC
2009
IEEE
154views Communications» more  ICC 2009»
16 years 2 months ago
Load Balancing vs. Distributed Rate Limiting: An Unifying Framework for Cloud Control
— With the expansion of cloud-based services, the question as to how to control usage of such large distributed systems has become increasingly important. Load balancing (LB), an...
Rade Stanojevic, Robert Shorten
SASP
2009
IEEE
222views Hardware» more  SASP 2009»
16 years 2 months ago
A memory optimization technique for software-managed scratchpad memory in GPUs
—With the appearance of massively parallel and inexpensive platforms such as the G80 generation of NVIDIA GPUs, more real-life applications will be designed or ported to these pl...
Maryam Moazeni, Alex A. T. Bui, Majid Sarrafzadeh
« Prev « First page 1904 / 2313 Last » Next »