Sciweavers

4278 search results - page 482 / 856
» Data prefetch mechanisms
Sort
View
212
Voted
HPCA
2004
IEEE
16 years 8 months ago
Out-of-Order Commit Processors
Modern out-of-order processors tolerate long latency memory operations by supporting a large number of inflight instructions. This is particularly useful in numerical applications...
Adrián Cristal, Daniel Ortega, Josep Llosa,...
EDBTW
2010
Springer
16 years 2 months ago
Key escrow schemes with sliding window for privacy-aware anomaly detection system
Requirements for a traffic monitoring system can be very demanding as both privacy and performance aspects have to be taken into account jointly. Moreover, the legislation sets fo...
Esa Hyytiä, Ivan Gojmerac, Simone Teofili, Gi...
201
Voted
ICCSA
2009
Springer
16 years 2 months ago
VC-GTS: Virtual Cut-Through GTS Allocation Scheme for Voice Traffic in Multihop IEEE 802.15.4 Systems
Supporting multimedia traffic is one of the major challenges for the next generation of wireless personal area networks (WPANs). Especially, the IEEE 802.15.4 WPAN standards specif...
Junwoo Jung, Hoki Baek, Jaesung Lim
206
Voted
IEEECIT
2009
IEEE
16 years 2 months ago
A Highly Efficient Inter-domain Communication Channel
—With virtual machine technology, distributed services deployed in multiple cooperative virtual machines, such as multi-tier web services, may reside on one physical machine. Thi...
Hongyong Zang, Kuiyan Gu, Yaqiong Li, Yuzhong Sun,...
IESS
2007
Springer
120views Hardware» more  IESS 2007»
16 years 1 months ago
Error Containment in the Time-Triggered System-On-a-Chip Architecture
Abstract: The time-triggered System-on-a-Chip (SoC) architecture provides a generic multicore system platform for a family of composable and dependable giga-scale SoCs. It supports...
Roman Obermaisser, Hermann Kopetz, Christian El Sa...