Sciweavers

5414 search results - page 334 / 1083
» Data representation synthesis
Sort
View
197
Voted
ISPW
2005
IEEE
16 years 1 months ago
Process Technology to Facilitate the Conduct of Science
This paper introduces the concept of an analytic web, a synthesis of three complementary views of a scientific process that is intended to facilitate the conduct of science. These ...
Leon J. Osterweil, Alexander E. Wise, Lori A. Clar...
RSP
2005
IEEE
107views Control Systems» more  RSP 2005»
16 years 1 months ago
Rapid Prototyping of Embedded Software Using Selective Formalism
Our software synthesis tool, CSP++, generates C++ source code from verifiable CSPm specifications, and includes a framework for runtime execution. Our technique of selective for...
John D. Carter, Ming Xu, William B. Gardner
FPGA
2005
ACM
174views FPGA» more  FPGA 2005»
16 years 1 months ago
64-bit floating-point FPGA matrix multiplication
We introduce a 64-bit ANSI/IEEE Std 754-1985 floating point design of a hardware matrix multiplier optimized for FPGA implementations. A general block matrix multiplication algor...
Yong Dou, Stamatis Vassiliadis, Georgi Kuzmanov, G...
ISVC
2005
Springer
16 years 1 months ago
3D Hand Pose Reconstruction with ISOSOM
Abstract. We present an appearance-based 3D hand posture estimation method that determines a ranked set of possible hand posture candidates from an unmarked hand image, based on an...
Haiying Guan, Matthew Turk
192
Voted
VLSI
2005
Springer
16 years 1 months ago
Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits
Quasi delay insensitive circuits are functionally independent of delays in gates and wires (except for some particular wires). Such asynchronous circuits offer high robustness but...
Bertrand Folco, Vivian Brégier, Laurent Fes...