2656 search results - page 274 / 532 » Design and analysis of algorithms reconsidered |
222
click to vote
DAC
2007
ACM
16 years 8 months ago
2007
ACM
The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can red...
185
click to vote
DAC
2003
ACM
16 years 8 months ago
2003
ACM
We present practical algorithms for the synthesis of crosstalk cancelling equalizing filters. We examine designs optimized for the traditional l2 metric and introduce an approach ...
226
click to vote
DAC
2004
ACM
16 years 8 months ago
2004
ACM
Bounded Model Checking (BMC) relies on solving a sequence of highly correlated Boolean satisfiability (SAT) problems, each of which corresponds to the existence of counter-example...
207
click to vote
DATE
2008
IEEE
16 years 1 months ago
2008
IEEE
Despite the growing research effort in formal verification, constraint-based random simulation remains an integral part of design validation, especially for large design componen...
218
click to vote
DAC
2003
ACM
16 years 18 days ago
2003
ACM
Reduction of an extracted netlist is an important pre-processing step for techniques such as model order reduction in the design and analysis of VLSI circuits. This paper describe...