220 search results - page 4 / 44 » Design and analysis of optimal adaptive de-jitter buffers |
185
click to vote
GRID
2004
Springer
16 years 13 hour ago
2004
Springer
In this paper, we present a resource conscious dynamic scheduling strategy for handling large volume computationally intensive loads in a Grid system involving multiple sources an...
282
click to vote
DAC
1998
ACM
15 years 10 months ago
1998
ACM
Interconnect-driven optimization is an increasingly important step in high-performance design. Algorithms for buffer insertion have been successfully utilized to reduce delay in gl...
187
click to vote
DAC
2006
ACM
16 years 18 days ago
2006
ACM
Reduction of the on-chip memory size is a key issue in video codec system design. Because video codec applications involve complex algorithms that are both data-intensive and cont...
185
click to vote
RTCSA
2009
IEEE
16 years 1 months ago
2009
IEEE
—One step in the verification of hard real-time systems is to determine upper bounds on the worst-case execution times (WCET) of tasks. To obtain tight bounds, a WCET analysis h...
179
click to vote
GLOBECOM
2008
IEEE
16 years 1 months ago
2008
IEEE
— We present a crosslayer framework for optimizing the performance of wireless networks as measured by applications or upper layer protocols. The approach combines adaptive modul...