Sciweavers

4138 search results - page 171 / 828
» Design and implementation of a network simulation system
Sort
View
175
Voted
SECON
2008
IEEE
16 years 1 months ago
Gateway Design for Data Gathering Sensor Networks
—Innovation in gateways for data gathering sensor networks has lagged compared to advances in mote-class devices, leaving us with a limited set of options for deploying such syst...
Raluca Musaloiu-Elefteri, Razvan Musaloiu-Elefteri...
ICC
2007
IEEE
102views Communications» more  ICC 2007»
16 years 1 months ago
M-gated Scheduling in Wireless Networks: Performance and Cross-layer Design
—E-limited (or K-limited) scheduling is attractive because its performance is close to that of the exhaustive scheduling which is proven to be the optimal polling scheme for symm...
Yan Li, Guangxi Zhu
164
Voted
DSD
2007
IEEE
160views Hardware» more  DSD 2007»
16 years 1 months ago
Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays
Programmable routing and logic in field-programmable gate arrays are implemented using nMOS pass transistors. Since the threshold voltage drop across an nMOS device degrades the ...
Scott Miller, Mihai Sima, Michael McGuire
ICC
2007
IEEE
112views Communications» more  ICC 2007»
16 years 1 months ago
Design of a Stabilizing Second-Order Congestion Controller for Large-Delay Networks
—This paper addresses the problem of the stability of congestion control for networks with large round-trip communication delays. Nearly all the existed AQM schemes neglect the i...
Jianxin Wang, Liang Rong, Guojun Wang, Weijia Jia,...
DATE
2005
IEEE
116views Hardware» more  DATE 2005»
16 years 18 days ago
A Complete Network-On-Chip Emulation Framework
Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-OnChip (NoC) provide a structured way of realizing interconnections on silic...
Nicolas Genko, David Atienza, Giovanni De Micheli,...