Sciweavers

8093 search results - page 1188 / 1619
» Design optimization
Sort
View
256
Voted
ISCA
2012
IEEE
243views Hardware» more  ISCA 2012»
13 years 10 months ago
BlockChop: Dynamic squash elimination for hybrid processor architecture
Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
Jason Mars, Naveen Kumar
SIGMOD
2008
ACM
161views Database» more  SIGMOD 2008»
16 years 7 months ago
Efficient pattern matching over event streams
Pattern matching over event streams is increasingly being employed in many areas including financial services, RFIDbased inventory management, click stream analysis, and electroni...
Jagrati Agrawal, Yanlei Diao, Daniel Gyllstrom, Ne...
ACMSE
2004
ACM
16 years 1 months ago
Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite
Replacement policy, one of the key factors determining the effectiveness of a cache, becomes even more important with latest technological trends toward highly associative caches....
Hussein Al-Zoubi, Aleksandar Milenkovic, Milena Mi...
HICSS
2003
IEEE
138views Biometrics» more  HICSS 2003»
16 years 28 days ago
A Single Buyer-Single Supplier Bargaining Problem with Asymmetric Information - Theoretical Approach and Software Implementation
This paper is focused on the coordination of order and production policy between buyers and suppliers in supply chains. When a buyer and a supplier of an item work independently, ...
Eric Sucky
TAMC
2009
Springer
16 years 5 days ago
On the Complexity of the Multiple Stack TSP, kSTSP
Given a universal constant k, the multiple Stack Travelling Salesman Problem (kSTSP in short) consists in finding a pickup tour T1 and a delivery tour T2 of n items on two distinc...
Sophie Toulouse, Roberto Wolfler Calvo
« Prev « First page 1188 / 1619 Last » Next »