Sciweavers

1264 search results - page 101 / 253
» Designing Safe, Reliable Systems using Scade
Sort
View
ASPLOS
2008
ACM
15 years 8 months ago
Adapting to intermittent faults in multicore systems
Future multicore processors will be more susceptible to a variety of hardware failures. In particular, intermittent faults, caused in part by manufacturing, thermal, and voltage v...
Philip M. Wells, Koushik Chakraborty, Gurindar S. ...
OSDI
1996
ACM
15 years 8 months ago
The Synergy Between Non-Blocking Synchronization and Operating System Structure
Non-blocking synchronization has significant advantages over blocking synchronization: however, it has not been used to a significant degree in practice. We designed and implement...
Michael Greenwald, David R. Cheriton
CCS
2011
ACM
14 years 6 months ago
Fortifying web-based applications automatically
Browser designers create security mechanisms to help web developers protect web applications, but web developers are usually slow to use these features in web-based applications (...
Shuo Tang, Nathan Dautenhahn, Samuel T. King
SIGADA
2005
Springer
16 years 5 days ago
Experiences using SPARK in an undergraduate CS course
This paper describes experiences garnered while teaching a course on high integrity software using SPARK to a mix of junior and senior level undergraduates. The paper describes th...
Anthony S. Ruocco
DATE
2008
IEEE
77views Hardware» more  DATE 2008»
16 years 1 months ago
Re-Examining the Use of Network-on-Chip as Test Access Mechanism
Existing work on testing NoC-based systems advocates to reuse the on-chip network itself as test access mechanism (TAM) to transport test data to/from embedded cores. While this m...
Feng Yuan, Lin Huang, Qiang Xu