Sciweavers

2945 search results - page 217 / 589
» Designing and Implementing Malicious Hardware
Sort
View
DATE
2000
IEEE
103views Hardware» more  DATE 2000»
15 years 11 months ago
Protocol Stack-Based Telecom-Emulator
The paper describes the concept and implementation of a telecom emulator that features both recon gurability and high-speed processing. The emulator can be easily transmuted into ...
Takahiro Murooka, Toshiaki Miyazaki
SBCCI
2006
ACM
139views VLSI» more  SBCCI 2006»
16 years 1 months ago
Infrastructure for dynamic reconfigurable systems: choices and trade-offs
Platform-based design is a method to implement complex SoCs, avoiding chip design from scratch. A promising evolution of platform-based design are MPSoC. Such generic architecture...
Leandro Möller, Rafael Soares, Ewerson Carval...
FPL
2010
Springer
108views Hardware» more  FPL 2010»
15 years 5 months ago
FPGA Based Network Traffic Analysis Using Traffic Dispersion Patterns
The problem of Network Traffic Classification (NTC) has attracted significant amount of interest in the research community, offering a wide range of solutions at various levels. Th...
Faisal Khan, Maya Gokhale, Chen-Nee Chuah
ISLPED
2003
ACM
80views Hardware» more  ISLPED 2003»
16 years 12 days ago
Level conversion for dual-supply systems
Dual-supply voltage design using a clustered voltage scaling (CVS) scheme is an effective approach to reduce chip power. The optimal CVS design relies on a level converter (LC) im...
Fujio Ishihara, Farhana Sheikh, Borivoje Nikolic
ISCAS
2006
IEEE
70views Hardware» more  ISCAS 2006»
16 years 1 months ago
A portable all-digital pulsewidth control loop for SOC applications
—A cell-based all-digital PWCL is presented in this paper. To improve design effort as well as facilitate systemlevel integration, the new design can be developed in hardware des...
Wei Wang, I-Chyn Wey, Chia-Tsun Wu, An-Yeu Wu