Sciweavers

2945 search results - page 372 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ISCAS
2003
IEEE
144views Hardware» more  ISCAS 2003»
16 years 14 days ago
A flexible global readout architecture for an analogue SIMD vision chip
A new vision chip, SCAMP-2, has been developed in a 0.35µm CMOS technology. In this paper, the design of the chip is presented, with particular emphasis on its readout architectu...
Piotr Dudek
ISCAS
2003
IEEE
69views Hardware» more  ISCAS 2003»
16 years 14 days ago
A modular sensor microsystem utilizing a universal interface circuit
The performance features of MEMS transducers allow the development of a new class of small, low-power sensor microsystems which utilize a suite of sensors to support a wide range ...
Andrew Mason, N. Yazdi, J. Zhang, Z. Sainudeen
ISCAS
2003
IEEE
112views Hardware» more  ISCAS 2003»
16 years 14 days ago
Architectures for function evaluation on FPGAs
This paper presents a new family of architectures for multi-cycle area-efficient evaluation of elementary and composite functions, and an exploration of the design tradeoffs for i...
Nalin Sidahao, George A. Constantinides, Peter Y. ...
ICCS
2003
Springer
16 years 12 days ago
Terascale I/O Solutions
PSC has architected and delivered the TCS-1 machine, a Terascale Computing System for use in unclassified research. PSC has enhanced the effective usability and utilization of this...
Nathan Stone, John Kochmar, Paul Nowoczynski, J. R...
CODES
2002
IEEE
16 years 4 days ago
Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems
This paper deals with specific issues related to the design of distributed embedded systems implemented with mixed, eventtriggered and time-triggered task sets, which communicate ...
Traian Pop, Petru Eles, Zebo Peng