2945 search results - page 538 / 589 » Designing and Implementing Malicious Hardware |
183
click to vote
FCCM
2006
IEEE
16 years 21 days ago
2006
IEEE
The growth in size and performance of Field Programmable Gate Arrays (FPGAs) has compelled System-on-aProgrammable-Chip (SoPC) designers to use soft processors for controlling sys...
185
click to vote
IEEEPACT
2005
IEEE
16 years 7 days ago
2005
IEEE
Hiding communication latency is an important optimization for parallel programs. Programmers or compilers achieve this by using non-blocking communication primitives and overlappi...
186
click to vote
PLDI
1994
ACM
15 years 10 months ago
1994
ACM
As microprocessor speeds increase, memory bandwidth is increasing y the performance bottleneck for microprocessors. This has occurred because innovation and technological improvem...
192
click to vote
CIDR
2009
15 years 7 months ago
2009
The traditional architecture for a DBMS engine has the recovery, concurrency control and access method code tightly bound together in a storage engine for records. We propose a di...
223
click to vote
SENSYS
2010
ACM
15 years 4 months ago
2010
ACM
Supporting continuous sensing applications on mobile phones is challenging because of the resource demands of long-term sensing, inference and communication algorithms. We present...