Sciweavers

2546 search results - page 218 / 510
» Designing the Future
Sort
View
PADS
2005
ACM
16 years 24 days ago
The WarpIV Simulation Kernel
ct This paper provides an overview of the WarpIV Simulation Kernel that was designed to be an initial implementation of the Standard Simulation Architecture (SSA). WarpIV is the ne...
Jeffrey S. Steinman
CODES
2005
IEEE
16 years 26 days ago
Retargetable generation of TLM bus interfaces for MP-SoC platforms
In order to meet flexibility, performance and energy efficiency constraints, future SoC (System-on-Chip) designs will contain an increasing number of heterogeneous processor cor...
Andreas Wieferink, Rainer Leupers, Gerd Ascheid, H...
PACS
2000
Springer
132views Hardware» more  PACS 2000»
15 years 10 months ago
An Adaptive Issue Queue for Reduced Power at High Performance
Increasing power dissipation has become a major constraint for future performance gains in the design of microprocessors. In this paper, we present the circuit design of an issue ...
Alper Buyuktosunoglu, Stanley Schuster, David Broo...
ACMIDC
2009
15 years 5 months ago
Developing a media space for remote synchronous parent-child interaction
While supporting family communication has traditionally been a domain of interest for interaction designers, few research initiatives have explicitly investigated remote synchrono...
Svetlana Yarosh, Stephen Cuzzort, Hendrik Mül...
ICCAD
2009
IEEE
128views Hardware» more  ICCAD 2009»
15 years 5 months ago
PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM
Phase-change random access memory (PCRAM) is an emerging memory technology with attractive features, such as fast read access, high density, and non-volatility. Because of these a...
Xiangyu Dong, Norman P. Jouppi, Yuan Xie