Sciweavers

410 search results - page 16 / 82
» Diagonal routing in high performance microprocessor design
Sort
View
WOWMOM
2005
ACM
138views Multimedia» more  WOWMOM 2005»
16 years 3 days ago
A Scenario-Based Performance Evaluation of Multicast Routing Protocols for Ad Hoc Networks
Current ad hoc multicast routing protocols have been designed to build and maintain a tree or mesh in the face of a mobile environment, with fast reaction to network changes in or...
Manoj Pandey, Daniel Zappala
COMSWARE
2008
IEEE
15 years 8 months ago
Density-first Ad-hoc routing protocol for MANET
In recent years, Mobile Ad-hoc Networks (MANETs) have received tremendous attention because of their self-configuration and self-maintenance capabilities. With open network archite...
Jiong Wang, Sirisha Medidi
ANCS
2005
ACM
16 years 3 days ago
Gigabit routing on a software-exposed tiled-microprocessor
This paper investigates the suitability of emerging tiled-architectures, equipped with low-latency on-chip networks, for high-performance network routing. In this paper, we presen...
Umar Saif, James W. Anderson, Anthony Degangi, Ana...
ISCA
2011
IEEE
287views Hardware» more  ISCA 2011»
14 years 10 months ago
Scalable power control for many-core architectures running multi-threaded applications
Optimizing the performance of a multi-core microprocessor within a power budget has recently received a lot of attention. However, most existing solutions are centralized and cann...
Kai Ma, Xue Li, Ming Chen, Xiaorui Wang
DAC
1999
ACM
16 years 7 months ago
A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems
We present a novel approach that minimizes the power consumption of embedded core-based systems through hardware/software partitioning. Our approach is based on the idea of mapping...
Jörg Henkel