4745 search results - page 554 / 949 » Discretization: An Enabling Technique |
200
click to vote
ICCD
2007
IEEE
16 years 4 months ago
2007
IEEE
This paper explores statistical simulation as a fast simulation technique for driving chip multiprocessor (CMP) design space exploration. The idea of statistical simulation is to ...
201
click to vote
ICCD
2007
IEEE
16 years 4 months ago
2007
IEEE
Most previous 3D IC research focused on “stacking” traditional 2D silicon layers, so the interconnect reduction is limited to interblock delays. In this paper, we propose tech...
190
click to vote
ICCD
2004
IEEE
16 years 4 months ago
2004
IEEE
As the performance gap between processors and memory systems increases, the CPU spends more time stalled waiting for data from main memory. Critical long latency instructions, suc...
198
click to vote
ICCAD
2007
IEEE
16 years 4 months ago
2007
IEEE
—In this paper, we introduce a novel reconfigurable architecture, named 3D nFPGA, which utilizes 3D integration techniques and new nanoscale materials synergistically. The propos...
158
click to vote
ICCAD
2005
IEEE
16 years 4 months ago
2005
IEEE
State-equivalence based reduction techniques, e.g. bisimulation minimization, can be used to reduce a state transition system to facilitate subsequent verification tasks. However...