Sciweavers

24368 search results - page 4379 / 4874
» Distributed Computing Economics
Sort
View
HPCA
2002
IEEE
16 years 20 days ago
Non-Vital Loads
As the frequency gap between main memory and modern microprocessor grows, the implementation and efficiency of on-chip caches become more important. The growing latency to memory ...
Ryan Rakvic, Bryan Black, Deepak Limaye, John Paul...
HPCA
2002
IEEE
16 years 20 days ago
Fine-Grain Priority Scheduling on Multi-Channel Memory Systems
Configurations of contemporary DRAM memory systems become increasingly complex. A recent study [5] shows that application performance is highly sensitive to choices of configura...
Zhichun Zhu, Zhao Zhang, Xiaodong Zhang
ICNP
2002
IEEE
16 years 19 days ago
Performance of Collision Avoidance Protocols in Single-Channel Ad Hoc Networks
This paper presents the first analytical model to derive the saturation throughput of collision avoidance protocols in multi-hop ad hoc networks with nodes randomly placed accord...
Yu Wang, J. J. Garcia-Luna-Aceves
ICPP
2002
IEEE
16 years 19 days ago
The Tracefile Testbed - A Community Repository for Identifying and Retrieving HPC Performance Data
HPC programmers utilize tracefiles, which record program behavior in great detail, as the basis for many performance analysis activities. The lack of generally accessible tracefil...
Ken Ferschweiler, Scott Harrah, Dylan Keon, Mariac...
ICPP
2002
IEEE
16 years 19 days ago
Out-of-Order Instruction Fetch Using Multiple Sequencers
Conventional instruction fetch mechanisms fetch contiguous blocks of instructions in each cycle. They are difficult to scale since taken branches make it hard to increase the siz...
Paramjit S. Oberoi, Gurindar S. Sohi
« Prev « First page 4379 / 4874 Last » Next »