35 search results - page 4 / 7 » Dynamic configuration steering for a reconfigurable supersca... |
165
click to vote
IPPS
2005
IEEE
16 years 6 days ago
2005
IEEE
As semiconductor feature sizes decrease, interconnect delay is becoming a dominant component of processor cycle times. This creates a critical need to shift microarchitectural des...
195
click to vote
ERSA
2008
15 years 8 months ago
2008
Coarse-grained dynamically reconfigurable processor arrays (DRPAs) have been received an attention as a flexible and efficient off-loading engine for various types of System-on-Ch...
175
click to vote
MICRO
2000
IEEE
15 years 10 months ago
2000
IEEE
Conventional microarchitectures choose a single memory hierarchy design point targeted at the average application. In this paper, we propose a cache and TLB layout and design that...
171
click to vote
LCN
2002
IEEE
15 years 11 months ago
2002
IEEE
The combination of high-performance processing power and flexibility found in network processors (NPs) has made them a good solution for today’s packet processing needs. Similar...
198
click to vote
FCCM
2004
IEEE
15 years 10 months ago
2004
IEEE
Dynamically Reconfigurable Processor (DRP)[1] developed by NEC Electronics is a coarse grain reconfigurable processor that selects a data path from the on-chip repository of sixte...