Sciweavers

1304 search results - page 135 / 261
» Evaluating Hardware Compilation Techniques
Sort
View
PERVASIVE
2008
Springer
15 years 6 months ago
Microsearch: When Search Engines Meet Small Devices
Abstract. In this paper, we present Microsearch, a search system suitable for small devices used in ubiquitous computing environments. Akin to a desktop search engine, Microsearch ...
Chiu Chiang Tan, Bo Sheng, Haodong Wang, Qun Li
PPOPP
2009
ACM
16 years 7 months ago
Mapping parallelism to multi-cores: a machine learning based approach
The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-bas...
Zheng Wang, Michael F. P. O'Boyle
CGO
2010
IEEE
16 years 1 months ago
Automatic creation of tile size selection models
Tiling is a widely used loop transformation for exposing/exploiting parallelism and data locality. Effective use of tiling requires selection and tuning of the tile sizes. This is...
Tomofumi Yuki, Lakshminarayanan Renganarayanan, Sa...
APCSAC
2005
IEEE
16 years 16 days ago
An Integrated Partitioning and Scheduling Based Branch Decoupling
Conditional branch induced control hazards cause significant performance loss in modern out-of-order superscalar processors. Dynamic branch prediction techniques help alleviate th...
Pramod Ramarao, Akhilesh Tyagi
VLSID
2002
IEEE
99views VLSI» more  VLSID 2002»
16 years 7 months ago
Input Space Adaptive Embedded Software Synthesis
This paper presents a novel technique, called input space adaptive software synthesis, for the energy and performance optimization of embedded software. The proposed technique is ...
Weidong Wang, Anand Raghunathan, Ganesh Lakshminar...