65 search results - page 3 / 13 » Evaluating register file size in ASIP design |
169
click to vote
ASAP
2007
IEEE
15 years 8 months ago
2007
IEEE
This paper presents the enhancement of an ASIP’s floating point performance by coupling of a co-processor and adding of special instructions. Processor hardware modifications an...
166
click to vote
SAMOS
2010
Springer
15 years 5 months ago
2010
Springer
—Previous vector architectures divided the available register file space in a fixed number of registers of equal sizes and shapes. We propose a register file organization whic...
180
click to vote
MAM
2008
15 years 6 months ago
2008
Designing high-performance low-energy register files is of critical importance to the continuation of current performance advances in wide-issue and deeply pipelined superscalar m...
179
click to vote
CASES
2007
ACM
15 years 10 months ago
2007
ACM
The last decade has witnessed the emergence of the Application Specific Instruction-set Processor (ASIP) as a viable platform for embedded systems. Extensible ASIPs allow the user...
163
click to vote
ASYNC
2004
IEEE
15 years 10 months ago
2004
IEEE
Register files of microprocessors have often been cited as performance bottlenecks and significant consumers of energy. The robust and modular nature of quasi-delay insensitive (Q...