Sciweavers

5675 search results - page 862 / 1135
» Exploiting Chaos for Computation
Sort
View
EUROPAR
2003
Springer
16 years 15 days ago
Partial Redundancy Elimination with Predication Techniques
Partial redundancy elimination (PRE) techniques play an important role in optimizing compilers. Many optimizations, such as elimination of redundant expressions, communication opti...
Bernhard Scholz, Eduard Mehofer, R. Nigel Horspool
FPGA
2003
ACM
123views FPGA» more  FPGA 2003»
16 years 15 days ago
Wire type assignment for FPGA routing
The routing channels of an FPGA consist of wire segments of various types providing the tradeoff between performance and routability. In the routing architectures of recently dev...
Seokjin Lee, Hua Xiang, D. F. Wong, Richard Y. Sun
FPGA
2003
ACM
116views FPGA» more  FPGA 2003»
16 years 15 days ago
Hardware-assisted simulated annealing with application for fast FPGA placement
To truly exploit FPGAs for rapid turn-around development and prototyping, placement times must be reduced to seconds; latebound, reconfigurable computing applications may demand p...
Michael G. Wrighton, André DeHon
GRID
2003
Springer
16 years 15 days ago
Enabling the Co-Allocation of Grid Data Transfers
Data-sharing scientific communities use storage systems as distributed data stores by replicating content. In such highly replicated environments, a particular dataset can reside ...
Sudharshan Vazhkudai
DATE
2010
IEEE
192views Hardware» more  DATE 2010»
16 years 12 days ago
PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks
—Recent developments have shown the possibility of leveraging silicon nanophotonic technologies for chip-scale interconnection fabrics that deliver high bandwidth and power effi...
Johnnie Chan, Gilbert Hendry, Aleksandr Biberman, ...