Sciweavers

197 search results - page 33 / 40
» FPGA-based SIMD Processor
Sort
View
137
Voted
DSN
2009
IEEE
16 years 1 months ago
Power supply induced common cause faults-experimental assessment of potential countermeasures
Fault-tolerant architectures based on physical replication of components are vulnerable to faults that cause the same effect in all replica. Short outages in a power supply shared...
Peter Tummeltshammer, Andreas Steininger
175
Voted
CODES
2007
IEEE
16 years 21 days ago
Performance and resource optimization of NoC router architecture for master and slave IP cores
System-on-Chip architectures incorporate several IP cores with well defined master and slave characteristics in terms of on-chip communication. The paper presents a parameterized ...
Glenn Leary, Krishna Mehta, Karam S. Chatha
CCECE
2006
IEEE
16 years 12 days ago
A Hardware/Software Co-Design for RSVP-TE MPLS
This paper presents a hardware/software co-design for Multi Protocol Label Switching (MPLS) using RSVP-TE as a signaling protocol. MPLS is the protocol framework on which the atte...
Raymond Peterkin, Dan Ionescu
ISCA
2006
IEEE
154views Hardware» more  ISCA 2006»
16 years 11 days ago
SODA: A Low-power Architecture For Software Radio
The physical layer of most wireless protocols is traditionally implemented in custom hardware to satisfy the heavy computational requirements while keeping power consumption to a ...
Yuan Lin, Hyunseok Lee, Mark Woh, Yoav Harel, Scot...
289
Voted
ASPLOS
2009
ACM
16 years 7 months ago
Architectural support for SWAR text processing with parallel bit streams: the inductive doubling principle
Parallel bit stream algorithms exploit the SWAR (SIMD within a register) capabilities of commodity processors in high-performance text processing applications such as UTF8 to UTF-...
Robert D. Cameron, Dan Lin