550 search results - page 56 / 110 » Hardware Accelerated Power Estimation |
163
click to vote
MICRO
2006
IEEE
16 years 17 days ago
2006
IEEE
We present Adaptive Stream Detection, a simple technique for modulating the aggressiveness of a stream prefetcher to match a workload’s observed spatial locality. We use this co...
148
click to vote
ISCAS
2007
IEEE
16 years 25 days ago
2007
IEEE
— Low-power consumption has become a highly important concern for synchronous standard-cell design, and consequently mandates the use of low-power design methodologies and techni...
172
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
As industry moves towards many-core chips, networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. With power now the first-order design constr...
167
click to vote
FPL
2009
Springer
15 years 11 months ago
2009
Springer
Spatially-tiled architectures, such as Coarse-Grained Reconfigurable Arrays (CGRAs), are powerful architectures for accelerating applications in the digital-signal processing, em...
174
click to vote
ISQED
2009
IEEE
16 years 1 months ago
2009
IEEE
— This paper revisits and extends a general linear programming(LP) formulation to exploit multiple knobs such as multi-Lgate footprint-compatible libraries and post-layout Lgateb...