4074 search results - page 418 / 815 » Hardware Modelling and Simulation Using an Object-Oriented M... |
236
click to vote
DDECS
2006
IEEE
15 years 11 months ago
2006
IEEE
Abstract-- Hard real-time systems need methods to determine upper bounds for their execution times, usually called worst-case execution times. Timing anomalies are counterintuitive...
176
click to vote
CODES
2007
IEEE
16 years 1 months ago
2007
IEEE
In battery-powered embedded systems, dedicated circuitry is used to convert stored energy into a form that can be directly used by processors. These power regulation devices seek ...
231
click to vote
TVCG
2008
15 years 7 months ago
2008
We present a novel approach for efficient path planning and navigation of multiple virtual agents in complex dynamic scenes. We introduce a new data structure, Multiagent Navigatio...
191
click to vote
IPPS
2000
IEEE
15 years 11 months ago
2000
IEEE
In this paper, we propose a novel hardware caching technique, called switch directory, to reduce the communication latency in CC-NUMA multiprocessors. The main idea is to implemen...
191
click to vote
FPL
2009
Springer
16 years 1 days ago
2009
Springer
This paper presents a methodology for estimating and optimising FPGA routing fabrics using high-level modelling and convex optimisation techniques. Experimental methods for explor...