Sciweavers

2852 search results - page 296 / 571
» High Performance Architectures and Compilers
Sort
View
DAC
2011
ACM
14 years 7 months ago
DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips
As transistor dimensions continue to scale deep into the nanometer regime, silicon reliability is becoming a chief concern. At the same time, transistor counts are scaling up, ena...
Andrew DeOrio, Konstantinos Aisopos, Valeria Berta...
COMSWARE
2006
IEEE
16 years 1 months ago
Architecture and framework for supporting open-access multi-user wireless experimentation
—Most of the contemporary research in wireless networks is primarily based on simulations or in-house small scale experimental setups that are highly customized for the experimen...
Sachin Ganu, Maximilian Ott, Ivan Seskar, Dipankar...
GLOBECOM
2006
IEEE
16 years 1 months ago
A Practical Switch-Memory-Switch Architecture Emulating PIFO OQ
— Emulating Output Queued (OQ) Switch with sustainable implementation cost and low fixed delay is always preferable in designing high performance routers. The SwitchMemory-Switch...
Nan Hua, Yang Xu, Peng Wang, Depeng Jin, Lieguang ...
TIP
2002
114views more  TIP 2002»
15 years 6 months ago
New architecture for dynamic frame-skipping transcoder
Abstract--Transcoding is a key technique for reducing the bitrate of a previously compressed video signal. A high transcoding ratio may result in an unacceptable picture quality wh...
Kai-Tat Fung, Yui-Lam Chan, Wan-Chi Siu
TMC
2008
159views more  TMC 2008»
15 years 5 months ago
Protecting Location Privacy with Personalized k-Anonymity: Architecture and Algorithms
Continued advances in mobile networks and positioning technologies have created a strong market push for location-based applications. Examples include location-aware emergency resp...
Bugra Gedik, Ling Liu