12055 search results - page 2115 / 2411 » High Performance Banking |
191
click to vote
ISCA
2010
IEEE
16 years 16 days ago
2010
IEEE
DRAM vendors have traditionally optimized the cost-perbit metric, often making design decisions that incur energy penalties. A prime example is the overfetch feature in DRAM, wher...
183
Voted
SSDBM
2010
IEEE
16 years 16 days ago
2010
IEEE
Abstract. Scientists’ ability to generate and collect massive-scale datasets is increasing. As a result, constraints in data analysis capability rather than limitations in the av...
175
click to vote
IWCMC
2010
ACM
16 years 15 days ago
2010
ACM
In reactive routing protocols, active routes for multihop connections retain their topological structure in spite of node movement over time. Unfortunately, node movements may mak...
210
click to vote
PLDI
2010
ACM
16 years 15 days ago
2010
ACM
The availability of multicore processors has led to significant interest in compiler techniques for speculative parallelization of sequential programs. Isolation of speculative s...
191
click to vote
DATE
2002
IEEE
16 years 12 days ago
2002
IEEE
—The dynamic programmable logic array (PLA) style has become popular in designing high-performance microprocessors because of its high speed and predictable routing delay. Howeve...