Sciweavers

12055 search results - page 247 / 2411
» High Performance Banking
Sort
View
DATE
2003
IEEE
94views Hardware» more  DATE 2003»
16 years 17 days ago
Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors
Modern embedded processors use data caches with higher and higher degrees of associativity in order to increase performance. A set–associative data cache consumes a significant...
Dan Nicolaescu, Alexander V. Veidenbaum, Alexandru...
INFOCOM
2003
IEEE
16 years 16 days ago
Exploiting Parallelism to Boost Data-Path Rate in High-Speed IP/MPLS Networking
Abstract—Link bundling is a way to increase routing scalability whenever a pair of Label Switching Routers in MPLS are connected by multiple parallel links. However, link bundlin...
Indra Widjaja, Anwar Elwalid
OOPSLA
1998
Springer
15 years 11 months ago
Visualizing Dynamic Software System Information Through High-Level Models
Dynamic information collected as a software system executes can help software engineers perform some tasks on a system more effectively. To interpret the sizable amount of data ge...
Robert J. Walker, Gail C. Murphy, Bjørn N. ...
PRL
2008
142views more  PRL 2008»
15 years 7 months ago
Highly accurate error-driven method for noun phrase detection
We present a new model for detection of noun phrases in unrestricted text, whose most outstanding feature is its flexibility: the system is able to recognize noun phrases similar ...
Lourdes Araujo, Jose Ignacio Serrano
VLSID
2001
IEEE
169views VLSI» more  VLSID 2001»
16 years 7 months ago
Optimal Assignment of High Threshold Voltage for Synthesizing Dual Threshold CMOS Circuits
Development of the process technology for dual threshold (dual Vth ) CMOS circuit has opened up the possibility of using it to reduce static power in low voltage high performance ...
Nikhil Tripathi, Amit M. Bhosle, Debasis Samanta, ...