5562 search results - page 710 / 1113 » Implementing Parallel Cell-DEVS |
185
Voted
IPPS
2006
IEEE
16 years 1 months ago
2006
IEEE
MPI middleware glues together the components necessary for execution. Almost all implementations have a communication component also called a message progression layer that progre...
192
click to vote
IPPS
2006
IEEE
16 years 1 months ago
2006
IEEE
Digital Down Conversion (DDC) is an algorithm, used to lower the amount of samples per second by selecting a limited frequency band out of a stream of samples. A possible DDC algo...
198
click to vote
IPPS
2006
IEEE
16 years 1 months ago
2006
IEEE
In this paper, we present a dynamically reconfigurable cache architecture using adaptive block allocation policy analyzed by means of simulation. Our main objectives are: to propo...
209
click to vote
IPPS
2006
IEEE
16 years 1 months ago
2006
IEEE
This paper presents the hardware architecture of DynaCORE, a dynamically reconfigurable system-on-chip for network applications. DynaCORE is an application specific coprocessor ...
193
click to vote
IPPS
2006
IEEE
16 years 1 months ago
2006
IEEE
Due to shared cache contentions and interconnect delays, data prefetching is more critical in alleviating penalties from increasing memory latencies and demands on Chip-Multiproce...